Abstract -Proposed below is a reversible digital computer modeled after the natural behavior of a quantum system. Using approaches usually reserved for idealized quantum computers, the Reversible State Vector Parallel (RSVP) processor can easily find keywords in an unstructured database (that is, it can solve a needle in a haystack problem). The reversible processor efficiently solves a SAT (Satisfiability of Boolean Formulae) problem; also it can aid in the solution of a GP (Global Properties of Truth Table) problem. The power delay product of the reversible processor is exponentially lower than that of a standard CAM programmed to perform similar operations.
Introduction
As a phenomenon of nature, quantum computation is mainly a subject of natural science [1, 2] . In contrast, computer science is largely a science of the artificial [3] .
Occasionally these strongholds communicate. For example, it is fairly common, and occasionally useful to digitally simulate quantum computers [4, 5] .
The author now moves beyond simulators to discover from nature new ways to accomplish reversible, parallel computing. Much thought has been given to reversible gates, especially the unconditional NOT (or UCN), the Single Controlled NOT (or SCN) and the Double Controlled NOT (or DCN) along with proposed applications [6, 7] .
Computers that run either forward or reverse, like an automobile, or a motion picture, have been discussed extensively [8, 9] . However little is advertised about practical architectures for large-scale reversible computers. Presented below is a reversible state vector processor that is compatible with modern memory technology. The logic gates themselves do not need to be reversible, although they could be. Consider now the analogies in Table 1 . A useful tool, exemplified in Figure 1 , is the address diagram. An example of address processing is given in Table 2 Step 1. Reset all the tags and all mask bits; set the mask bits for those bits that are being tested; set the data buses Boolean one. Mask, tag and data signals travel from the controller to the rows of the CAM.
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Step 2. Enable a search for sought after true bits. Signals travel from rows to the tag flip-flops.
Step 3. Read the rows for which the tag is true beginning with the topmost row.
Complement the data. Write it back to the row it came from and reset that row's tag.
Note that signals travel from the row to the controller, are processed, and then travel from the controller to the row again. This is done for each true tag.
To estimate delays and power dissipations, it is assumed that each bus line is active and is initialized halfway between true and false. Subsequently each bus goes slightly high or slightly low to activate a regenerative sense amplifier. The amplifier pushes the bus to its valid logic. Power dissipation at the location of the flip-flops is minimal.
A comparable procedure for a Reversible State Vector Parallel Processor is as follows:
Step 1: Control unit ( Figure 2 ) sets appropriate FM and TO signals; signals travel to the words.
Step 2: Words ( Figure 3 ) execute bit reversals asynchronously as signals travel across the word. There are no tags and there are no multi reads in the author's concept.
Speed
Each cycle involves sending signals across the chip, and can be made to take comparable amounts of time. The CAM takes a unit of time ∆ 1 for step 1; a unit of time ∆ 2 for step 2;
and 2∆ 1 for each cycle of step 3. The CAM is assumed to work it way through a long series of multi reads and multi writes because a large number of matches are expected.
For n+1 bits in a row, the number of binary counts could be 2 n+1 . In a binary count, ½ of all counts will be matches for SCN; ¼ will be matches for DCN and so on. Let f be the fraction of the total that are matches. The number of matches will be f 2 n+1 . The net time for a CAM operation is about ∆ 1 + ∆ 2 + 2 f ∆ 1 2 n+1 . In contrast, the RSVP processor uses about ∆ 1 +∆ 2 (or less since a tag does to have to be set) so in general, CAM needs exponentially more time to operate, assuming multiple matches as expected in state vector processing.
Power
The total number of signals being sent across the chip in a CAM basically affects power dissipation for a given operation.
Step 1 -Signals go from the controller to the rows, where each vertical line is assumed to take a power of P 1 . The total for this is about P 1 (n+2) ≈ P 1 n.
Step 2 -Signals, L in number, go from the rows to the tags, where each horizontal line is assumed to require a power dissipation of P 2 . The total is about P 2 L
Step 3 -Signals go from the rows to the controller, and back to the rows, using about 2P 1 n per cycle. Unfortunately, cycle 3 is repeated f e n+1 times, assuming multiple matches. The net result to execute a controlled NOT is that power is approximately P 1 n + P 2 L + 2 f P 1 n e n+1 .
In the case of a Reversible State Vector Processor, each cycle involves TO and FM signals for each of the n+1 Cells. These vertical buses are assumed to take about P 1 n.
Then the horizontal buses take about P 2 L (or less since a tag does to have to be set). The main difference is Step 3, which is expected to be exponentially large. CAM uses exponentially more power and exponentially more delay. For reversible computations on a large scale, a CAM system would need to be designed and fabricated to imitate RSVP, and to be RSVP processing.
Performance During Reversible Computation
Power dissipation in a Reversible State Vector Parallel Processor is actually lower than what the above discussion indicates because in a sequence of address operations, many words can be disabled from the power equation. This is done with the lockbus shown in Figure 3 . For example, assume a search for x,y = 1, 1. In a normal binary count only ¼ of the words will have both x and y true. Subsequently ¾ of the words can have their horizontal buses can be disabled. The associated reduction in power dissipation can be important in a long series of operations in which given words are known to not contain the sought after information. Applications are discussed further below.
1. Keyword Problem -The goal is to locate a keyword in a large unstructured database.
How it works can be explained with a simple example. Imagine that the code in Table 3 represents three unstructured keywords. What the keywords point to is assumed stored in mass storage, separate from keyword memory, and in the same order as they appear in keywords memory. If random access memory has unordered information, a brute force search would have to search through (or hash) an exponentially large number of items, taking exponential time.
Time in a RSVP processor is proportional to the number of address bits being searched, so search time is linear (and faster).
2. SAT (Satisfiability of Boolean Formulae) Problem -Sometimes solutions are hidden, although a Boolean function can be constructed that knows a solution when it sees one.
Any binary function can be expressed in an address diagram, so solutions to SAT problems are available, as long as the numbers not too large. As an example involving simple arithmetic, research is proceeding on algorithms to find concurrently all divisors of a composite number [12] . As an example involving graphics, research is proceeding to find all Hamiltonian cycles in a graph [13] . These approaches were inspired by investigations into the power of a quantum computer [1] . A RSVP computer can solve a SAT problem in linear time. Ordinary classical computers are inefficient for SAT problems because they have to go through an exponential number of trials. Note there are truly a large number of binary functions for a given number of bits n. There are 2**(2**n), where 2**n = 2 n , so finding the global properties of a function with a large n is nontrivial.
GP (Global Properties of Truth
A RSVP processor can help identify global properties [14] . For example, assume the goal is to determine the global properties of an unknown Boolean function whose truth table is delineated as in Table 5 . It is clear to a trained eye that f has multiple levels of anti symmetry (in a block whose size is a power of two, each corresponding term in the bottom half is the opposite of the respective term in the top half). Such global properties can be expressed as a code. In the above example the code could be 11. This means that f has anti symmetry, and that f has sub blocks with anti symmetry.
Classical evaluation of binary functions with a large number of bits requires exponential work, and takes too long, because the length of a truth table grows as a power of two.
However, since the number of steps to evaluate a function in the above system is proportional to number of bits, it is relatively easy to work with a large truth table. By reading out the flag bits, it is possible to identify global properties in a post-processor.
Thus a GP Problem is solvable, whereas otherwise such problems are intractable in a classical computer for large numbers of bits.
Conclusion
By imitating the way a quantum system works, a plan for a Reversible State Vector Parallel (RSVP) Processor is given above that will support reversible operations according to an address diagram. The addresses of each state are held in conjunction with the state itself in a special register. There will be a large array of such registers each initialized differently, but each receiving similar instructions in parallel from an address diagram. The processing amounts to complementing a given bit if selected other bits in the address are true. This interchanges the addresses of states, which if done cleverly, yields a useful result.
Obvious above is that a RSVP processor takes not only lower, but exponentially lower power-delay product than a CAM doing similar operations. This is mainly due to the assumption of multi reads and writes in order to complement bits.
References are made above to unstructured keyword search (Needle in a haystack), SAT (Satisfiability of Boolean Formulae), and also GP (Global Properties of Truth Table) problems. A reversible computer of the type outlined above, if properly built, accomplishes such tasks in linear time, whereas a conventional computer takes an impractical exponential length of time.
